



The **M**ADEin4 project

Advanced Photoluminescent Metrology Equipment As Part Of A European Semiconductor and Automotive Industry 4.0 Cycle Time and Yield Improvements Scheme

Miklos TALLIAN,
SEMILAB

February 15th 2021
Technology Unites Global Summit

Brief History of Semilab

1990: Founding

By researchers as a spin-off from the Research Institute for Technical Physics of the Hungarian Academy of Sciences




2004-2010: Photovoltaic area

- 90% annual growth (industry growth ~ 40%)
- Dominant player in front-end electrical metrology



2004-2021: Semiconductor area

- Growth by company and technology acquisitions
- 5th biggest pure-play metrology company




2008-2021: Flat panel area

- Building significant customer base in FPD industry




The Challenge

- Inspection tools: give mostly surface data (critical dimensions, pattern defects, etc.)
- Metrology tools: give process and material data, surface defects or maybe near-surface defects
- Failure Analysis tools and lab equipment: give detailed data but take a very long time and can only work after testing and fault isolation
- What about buried, non-visible, electrically active defects which kill the device but can only be discovered




The Challenge



What if we can save weeks or months?

The Idea: Defect Luminescence



Active defects:

- Dislocations
- OiSF
- Heavy metals
-

Electrically active defects: kill devices **and** emit light if charge carriers recombine through them. →
Capture the light, catch the defect.

Boost Productivity by Collaboration

- Semilab developed the EnVision system based on the idea shown
- MADEin4 project to boost productivity using the system
 - Booster 1: Improve productivity by enhanced metrology system productivity (at the same time enhancing sensitivity)
 - Booster 2: Use big data and smart algorithms to reduce cycle time – connect early defect detection to yield impact or device performance, thus enable high-reliability performance prediction



Application Development Roadmap

Market	Device	Parameter	Process step
<ul style="list-style-type: none"> Automotive Power 	BCD, Power IC, Analog, BiCMOS, MEMS	<ul style="list-style-type: none"> Stress induced dislocations (DTI) EPI quality control 	<ul style="list-style-type: none"> After DTI filling & densification (anneal) After EPI, after stress inducing steps
<ul style="list-style-type: none"> Consumer Industrial Automotive 	CMOS Image Sensors	<ul style="list-style-type: none"> Dark current (Pixel passivation) White Pixels (Crystal defects) 	<ul style="list-style-type: none"> After pixel passivation steps (dielectric deposition and DTI anneal). FEOL / BEOL. After DTI anneal, after stress induced steps
	3D IC	<ul style="list-style-type: none"> Back grinding defects 	<ul style="list-style-type: none"> After back grinding
	Logic & Memory	<ul style="list-style-type: none"> Implant defects Bulk Micro Defects 	<ul style="list-style-type: none"> After implant After hot processing Exploratory work on advanced nodes

Application Development Example

- Even within the detected light, additional wavelength filtering is possible
- Based on that and literature, defects may be identified, such as this rod-like defect of unknown origin on an imager device
- Classification of defects is possible with wavelength filtering





Fig. 2. A possible color representation of DPL emission from a large (about $6\mu\text{m}$) rod-like defect. Colors correspond to emission peak position; longer emission wavelength at the ends, shorter in center.



Application Development Example

- Experiment to correlate defect and device performance on CMOS Imager used in a variety of markets
- Here, defect source and impact mechanism is known
 - High-energy implant causes dislocation which acts as recombination center causing device failure
- Goal: collect more data and possibly use machine learning to identify more correlations or impact mechanisms




Fig.8. Reduction of defect count achieved during optimization of process used for P-N junctions in CMOS devices [1, 5]. Notice reduction of defect count, defect intensity and defect size during process optimization.





Fig. 9. Process optimization; reduction of defect count as measured by DPLI and corresponding yield improvement [1,5].

Collaboration with ST-I

- Semilab deployed the technology in ST Italy
- Applications are being developed and tested on devices for automotive and power applications

Smart Power : BCD Key Technology for Automotive Market

A concept invented by ST in the mid-80s widely used today in the industry



Analog + Digital + Power & HV on one chip

Courtesy of ST-I

Summary

- Semilab developed a new technology to detect non-visible, electrically active defects in the semiconductor manufacturing process to increase reliability of products intended, among others, to the automotive market
- The implementation in MADEin4 project included:
 - Improving sensitivity and developing new applications
 - Implement big data analysis by smart algorithm for improving cycle time of microelectronic device fabrication
 - Connecting to customers in key European industries such as automotive



MADEin4

Thank You For Your Attention

This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826589. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Netherlands, Belgium, Germany, France, Italy, Austria, Hungary, Romania, Sweden and Israel

12/9/2020

Technology Unites Global Summit